Extreme ultraviolet lithography has been adopted as the next generation lithography solution to sub 10nm technology node. However, mask blank defect is a major challenge for this technology. In this work, we explore the extended benefits of utilizing pattern deformation for EUV mask defect avoidance. In the first part of the paper, we propose a constraint programming based method that can explore pattern shift, small angle rotation, and deformation for defect avoidance. In the second part of the paper, we utilized this proposed method to explore the benefit of pattern deformation. For an 8nm polysilicon layer of an ARM Cortex M0 layout, pattern deformation combined with pattern shift was able to improve mask yield by more than 90%-point compared to pattern shift alone for a 40-defect mask.
INTRODUCTION
Lithography is the key technology to the next scaled node. Optical lithography has been used for semiconductor manufacturing as it is a reliable and economical mechanism for mass production. Currently, deep ultraviolet (DUV) lithography with 193nm wavelength is being used for mass production. However, it is becoming more difficult to achieve the necessary resolution needed for sub-10nm technology node with DUV. Thus, extreme ultraviolet (EUV) lithography, using 13.5nm wavelength, has gained traction to be the next generation lithography [1] . Despite the maturity of the industry for this technology, mass production of sub-10nm is still a challenge. Especially, EUV mask defect is a serious bottleneck for the advancement of this technology to mass production.
Much efforts have been devoted into developing techniques and methods to repair mask blank defects. Post-mask write repair methods such as absorber removal and deposit/etch of multilayer are methods that physically target the defects [2] . Although these repair methods are available, there is a significant risk of damaging the structure of the mask since the defects are buried under multilayers [3] . Pre-mask write methods, however, utilizes absorber patterns to minimize the impact of defect on printings on silicon wafer. It has been found that aligning the absorber pattern with the defect can mitigate the impact of defect on CD [4] . We can either choose to hide the defect under the absorber pattern or place them far away from absorber edges such that reflectivity around the pattern edges is not compromised. Figure 1 shows the flow of pre-mask write defect avoidance method. 
Shift + Deformation
In order to mitigate the defects, we must compute an optimal alignment value that accommodates for the location of the defects on each mask blank. In this paper, we explore combination of the following degrees of freedom to find the optimal solution for defect avoidance:
• Pattern Shift: Absorber pattern is shifted in x and y direction relative to the mask blank. The benefits of pattern shift methods of implementation have been explored and developed by several prior studies [4] [5] [6] .
• Small Angle Rotation: Absorber pattern is rotated around the center of the mask. It was proposed by Zhang et. al. [8] and explored by several prior studies [7] [9].
• Pattern deformation: Absorber pattern is intentionally deformed by magnification and/or high-order deformation then later corrected in process of printing on silicon wafer using scanner operations. The concept of high-order deformation was suggested by Jonckheere as a form of intentional pattern deformation [10] . Second-order deformation is subset of pattern deformation where the mask pattern is deformed in a bow shape as shown in Figure 2 . [10] Figure 3 shows summary example of conceptual benefit for defect avoidance using the given degrees of freedom. In this paper, we utilize this defect avoidance method to further investigate the benefit of mask defect mitigation using intentional pattern deformation as added degree of freedom to previous works. Previous studies have looked at pattern shift, rotation, and mask floorplanning as part of their degree of freedom [7] . In this paper, we study the feasibility and 
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Xl, added benefit of pattern deformation for defect avoidance, by selected sub-aspects -magnification and second order deformation.
The key contribution of this paper are as follows:
• We explore the benefit of intentional pattern deformation for defect avoidance.
• We developed a constraint programming based methodology to compute optimal values for degrees of freedom -pattern shift, rotation and high-order deformation.
This paper is organized as follows. Section 2 outlines the algorithm and methodology developed to explore the benefit of intentional pattern deformation. Section 3 describes the experimental setup and results using the developed method. It also shows the validation of these results using prohibited region method, and concludes the paper.
PROPOSED CONSTRAINT PROGRAMMING METHOD
There have been several prior studies that looked at methods to exploit defect avoidance. Zhang et al. proposed a prohibited region method that constructs regions around the edges where defects cannot be placed as shown in Figure 4 [5]. This methodology creates a geometric map of locations where the defects cannot be placed, then this geometric map is used to formulate the minimum rectangle overlapping problem which can efficiently compute for available shift for all defects. While this method is efficient in computing pattern shift, it cannot accommodate for pattern deformation as part of its degree of freedom. Thus, we need a novel approach which considers pattern deformation as well. In this section, we propose a constraint programming based method to consider the added degree of freedom and explore its benefits. The same idea can be applied to second order deformation. The new relative location of the defect to absorber pattern is modeled as a local shift in the opposite direction of the second order deformation as shown in Figure 6 . The new defect location can be written as
Modeling Pattern Deformation as Shift in Defect Location
where is the second order deformation constant.
Magnification has two impacts on the absorber patterns -it changes the location of each polygon and magnifies the size of each polygon (shown in Figure 7 ). However, only the change in locations is taken into consideration in our problem formulation. An assumption is made that the magnification does not affect the size of the polygons. This assumption is valid for a very small magnification value. For instance, each polysilicon polygon in ARM Cortex M0 has width of 300 dbu (=30nm) and length of 15,000 dbu (=1500nm). We use 0.1% magnification to enlarge each polygon size to 300 × 15002 dbu. The width does not change as they round down to the nearest integer with small magnification value. Length changes by 2 dbu, however, this is acceptable as the difference in value is less within the safety margin (=20nm) of our prohibited region calculation. To confirm that our assumption was valid, we used prohibited region method as shown in Figure 4 implemented with C++ using OpenAccess [11] and Boost Polygon [12] to magnify the design and verify the results from both methods were identical.
Constraint Programming Method Problem Formulation
We formulate a constraint programming based model for our defect avoidance for EUV mask defects. Our framework takes inputs of defect location, prohibited regions, and ranges of allowed degree of freedom. Then, returns the maximum number of mitigated defects and corresponding degrees of freedom values. In the following, we use notations as described in Table 1 . There are constraints that must be satisfied to ensure the manufacturability of the final mask. They limit the degrees of freedom and are dependent on: 1. size of the usable area of the mask compared to entire mask field size, 2. capability of the lithography tools to correct for deformation, 3. accuracy of lithography tools that determines the resolution for degrees of freedom. These translate to mathematical constraints in problem formation which is outlined as constraints (2), (3), (4) and (5) .
so that
Equations (1) through (6) Figure 8 ) is added to the model as described in constraint (6) which prohibits the new defect location to be placed in such space.
Figure 8: Example of defect location and its surrounding solution space
Our proposed method returns the maximum number of defects covered by the given degrees of freedom and solution space. This is achieved by returning the number of defects when the model becomes infeasible to solve. Since the constraint for each defect is added in the order of the data written in the program, the number of mitigated defects are order dependent. However, this dependency is acceptable since imec_n7 defect map was ordered from high priority to low priority. For ARM Cortex M0, 100 defect maps were randomly generated for Monte Carlo analysis which are further discussed in Section 3.
RESULTS AND DISCUSSION

Experimental Setup
Our proposed constraint programming based EUV mask defect avoidance method has been implemented in Python using Decision Optimization CPLEX API developed by IBM [13] . We chose to use constraint programming as our method of choice because it is efficient in handling logical constraints and it allows us to explore all solution spaces (unlike other mathematical programming methods where object function is needed). Our solutions from constraint programming method were validated using prohibited region to ensure the assumptions made in our methods were valid. To do so, we implemented prohibited region method in C++ using OpenAccess and Boost Polygon API. OpenAccess was used to read and deform the layout shapes, then Boost Polygon API was used to perform polygon Boolean operations.
We used ARM Cortex M0 processor layout and a 7nm technology node inspired test design provided by imec (referred to as imec_n7). ARM Cortex M0 was synthesized, placed and routed using Cadence Encounter with 32 nm Synopsys Standard Cell Library [14] . The layout was then scaled to an 8nm technology node for our experiment. ARM Cortex M0 layout is 162 × 159 µm 2 and imec_n7 layout is 152 × 152 µm 2 . Note that these die sizes are much smaller than the fullfield size of masks. The defect density used in our analysis, much higher than typical, may not represent the realistic values in production. Nonetheless, the selected test cases are fully appropriate to evaluate the effectiveness of our proposed method.
On the ARM Cortex M0 design, Monte Carlo analysis over a 100 random defect map was performed to determine the effectiveness of our method. 100 random spatial defect maps were generated to test our method and it was assumed that the defects were distributed uniformly across the mask. Each map consisted of 50 defects and our constraint programming method returned the maximum number of defects that could be avoided. Mask yield shown in these results are percentage of defect maps that are made usable (no impact on chip yield) through defect avoidance.
On imec_n7 design, we used a single defect map of 57 defect count provided by imec. The number of mitigated defects by our methodology are listed for this design as the defect coverage yield.
In creating the prohibited rectangles, we set the "safety margin" to be 20nm for all our designs. Safety margin refers to the distance the defect must be placed to not affect the printing on the wafer (noted as 7' and :Y; in Figure 4 ). It accounts for the lateral defect size as well as location uncertainties of the defects. We allow a maximum pattern shift of 20µm, a small-angle rotation of 3° and magnification of 0.1%. Maximum second-order deformation term is 10 ppb for our designs, as the deformed pattern displacement due to # &' 1 term should not exceed certain limit. Table 2 shows mask yield using only pattern shift for four critical layers for EUV. As shown, 20µm pattern shift is a sufficient degree of freedom for defect avoidance for metal 1, active and contact layers. However, 20µm pattern shift is not a sufficient degree of freedom for polysilicon layers which has unidirectional and equally spaced parallel shapes. Thus, the further degree of freedom is necessary for polysilicon layer and is the subject of our study. The following results for ARM Cortex M0 design are for polysilicon layer. Table 3 shows the summary of our mask yield for polysilicon layer on ARM Cortex M0 design. We see a major improvement for yield in defect maps with 30, 40, 50 counts. While shift can only mitigate 44% of the defect maps for 30, adding another degree of freedom such as rotation and/or magnification allows the yield to become 100%. For defect count maps with 50 counts, combination of magnification and second order deformation was able to achieve 51%, compared at 0% yield solely using pattern shift.
Experimental Results
These results show that non-linear degrees of freedom when combined with pattern shift benefit defect avoidance. This is because defect avoidance by linear degree of freedom, such as pattern shift, is limited by regular and unidirectional polysilicon layer. Our constraint programming method returns the maximum number of defects mitigated. Figure 9 shows a boxplot of number of mitigated defects in polysilicon layer by degrees of freedom. The results show that combination of shift, magnification and second order deformation is the most effective degree of freedom for the polysilicon layer. It yields the highest number of mitigated defects with the average of 48.4 and median of 50 defects as shown in Table 4 . These specific results pertain to the ARM Cortex M0 polysilicon layer and different combinations of degree of freedom may be more suitable for different designs. We tested the combination of degrees of freedom on two layers of imec_n7 design -via 1 layer (M20-V1) and metal 2 layer (M30-M2). Table 5 shows the number of mitigated defects from the provided defect map. In via 1 layer, combination of shift, magnification and second order deformation can avoid up to 17 more defects compared to only pattern shift. In metal 2 layer, combination of shift, magnification and rotation gives the best the improvement of 5 more mitigated defects than pattern shift. The difference in success for defect avoidance in via 1 and metal 2 comes from the pattern density of the layers. As pattern density increases, absorber area to cover the defect decreases making it harder to find concurrent solution space. Figure 10 illustrates the difficulties of defect coverage depending on the pattern densities. As illustrated, metal 2 has a very high pattern density, which even with additional degree of freedom it is difficult to mitigate large number of defects. Figure 10 : Illustration of defect coverage dependency on pattern density. Clear area (reflective ML) is shown in blue, and the white background represents absorber. A red dot represents a ML-defect, that is attempted to be covered by absorber [10] .
Conclusion and Future Work
In this paper, we proposed an EUV mask defect avoidance method that can explore pattern shift, rotation, and pattern deformation as degrees of freedom. We modeled the degrees of freedom as displacement in relative location of defects and used constraint programming to simultaneously solve for optimal solution. Our methodology is general and allows to explore how well additional degrees of freedom provide a further benefit for defect avoidance.
Using our proposed methodology, we explored the benefits of pattern deformation as an additional degree of freedom to prior studies. Our analysis shows that pattern deformation (for our feasibility study restricted to magnification and second order deformation) can provide a significant benefit to defect avoidance under correct circumstances. For the polysilicon layer of an ARM Cortex M0 layout, pattern deformation combined with pattern shift was able to improve mask yield by more than 90%-point compared to pattern shift alone for a 40-defect mask.
Applicability and degree of possible improvement of defect avoidance method depends largely upon the ability of lithography tools to handle degrees of freedom. Pattern deformation is especially dependent since scanner operation must be modulated in order not to reproduce the pattern deformation on the wafer. Defect location uncertainty is another major bottleneck to defect avoidance. In this paper, we assume the lateral defect size and locational uncertainty is combined to be 20nm which is referred to as safety margin from absorber edges. However, if the locational uncertainty is larger, the expected mask yield may be lower.
